Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers
- 1 September 2012
- journal article
- Published by Elsevier BV in Neural Networks
- Vol. 33, 42-57
- https://doi.org/10.1016/j.neunet.2012.04.004
Abstract
No abstract availableKeywords
This publication has 29 references indexed in Scilit:
- Hardware spiking neural network prototyping and applicationGenetic Programming and Evolvable Machines, 2011
- A world survey of artificial brain projects, Part I: Large-scale brain simulationsNeurocomputing, 2010
- Tofu: A 6D Mesh/Torus Interconnect for Exascale ComputersComputer, 2009
- Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A programmable facilitating synapse devicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Neural systems engineeringJournal of The Royal Society Interface, 2006
- A survey of research and practices of Network-on-chipACM Computing Surveys, 2006
- Efficient fully adaptive wormhole routing in n-dimensional meshesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- The odd-even turn model for adaptive routingIEEE Transactions on Parallel and Distributed Systems, 2000