A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures
- 1 January 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 1-6
- https://doi.org/10.1109/date.2006.244034
Abstract
Network-on-chip (NoC) has been proposed to replace traditional bus based architectures to address the global communication challenges in nanoscale technologies. In future SoC architectures, minimizing power consumption continue to be an important design goal. In this paper, we present a novel heuristic technique consisting of system-level physical design, and interconnection network generation that generates custom low power NoC architectures for application specific SoC. We demonstrate the quality of the solutions produced by our technique by experimentation with many benchmarks. Our technique has a low computational complexity, and consumes only 1.25 times the power consumption, and 0.85 times the number of router resources compared to an optimal MILP based technique whose computational complexity is not boundedKeywords
This publication has 18 references indexed in Scilit:
- An automated technique for topology and route generation of application specific on-chip interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SAGA: synthesis technique for guaranteed throughput NoC architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition ApproachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Linear programming based techniques for synthesis of network-on-chip architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Efficient synthesis of networks on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Networks on chips: a new SoC paradigmComputer, 2002
- Floorplan sizing by linear programming approximationPublished by Association for Computing Machinery (ACM) ,2000
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982