Yield-reliability modeling: experimental verification and application to burn-in reduction
- 25 June 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Estimating burn-in fall-out for redundant memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Burn-in failures and local region yield: an integrated field-reliability modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Defect tolerance in VLSI circuits: techniques and yield analysisProceedings of the IEEE, 1998
- On optimizing VLSI testing for product quality using die-yield predictionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Reliability defect detection and screening during processing-theory and implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Yield Models for Defect-Tolerant VLSI Circuits: A ReviewPublished by Springer Science and Business Media LLC ,1989
- Integrated circuit yield statisticsProceedings of the IEEE, 1983