Reconfigurable AGU: An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
- 1 January 2009
- journal article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
- Vol. E92-A (4), 1161-1173
- https://doi.org/10.1587/transfun.e92.a.1161
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Address Generation Optimization for Embedded High-Performance Processors: A SurveyJournal of Signal Processing Systems, 2008
- Dynamic Reconfigurable Architecture Exploration based on Parameterized Reconfigurable Processor ModelPublished by Springer Science and Business Media LLC ,2007
- Scalable custom instructions identification for instruction-set extensible processorsPublished by Association for Computing Machinery (ACM) ,2004
- Introduction of local memory elements in instruction set extensionsPublished by Association for Computing Machinery (ACM) ,2004
- A loop accelerator for low power embedded VLIW processorsPublished by Association for Computing Machinery (ACM) ,2004
- Analysis of high-level address code transformations for programmable processorsPublished by Association for Computing Machinery (ACM) ,2000
- High-level address optimization and synthesis techniques for data-transfer-intensive applicationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Analysis and evaluation of address arithmetic capabilities in custom DSP architecturesPublished by Association for Computing Machinery (ACM) ,1997
- Retargetable Code Generation for Digital Signal ProcessorsPublished by Springer Science and Business Media LLC ,1997
- Address calculation for retargetable compilation and exploration of instruction-set architecturesPublished by Association for Computing Machinery (ACM) ,1996