FPGA implementation of a Single Pass Connected Components Algorithm
- 1 January 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)
- p. 228-231
- https://doi.org/10.1109/delta.2008.21
Abstract
The classic connected components labelling algorithm requires two passes through an image. This paper presents an algorithm that allows the connected components to be analysed in a single pass by gathering data on the regions as they are built. This avoids the need for buffering the image, making it ideally suited for processing streamed images on an FPGA or other embedded system with limited memory. An FPGA-based implementation is described, emphasising the modifications made to the algorithm to enable it to satisfy timing constraints.Keywords
This publication has 4 references indexed in Scilit:
- An FPGA-Based Image Connected Component LabellerLecture Notes in Computer Science, 2003
- FPGA implementation of image component labelingPublished by SPIE-Intl Soc Optical Eng ,1999
- Parallel architectures and algorithms for image component labelingIEEE Transactions on Pattern Analysis and Machine Intelligence, 1992
- Sequential Operations in Digital Picture ProcessingJournal of the ACM, 1966