Tolerating data access latency with register preloading