Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors
- 25 February 2012
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming - PPoPP '12
- Vol. 47 (8), 23-34
- https://doi.org/10.1145/2145816.2145820
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- The GPU Computing EraIEEE Micro, 2010
- An adaptive performance modeling tool for GPU architecturesPublished by Association for Computing Machinery (ACM) ,2010
- An analytical model for a GPU architecture with memory-level and thread-level parallelism awarenessPublished by Association for Computing Machinery (ACM) ,2009
- Analyzing CUDA workloads using a detailed GPU simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Program optimization space pruning for a multithreaded gpuPublished by Association for Computing Machinery (ACM) ,2008
- Next-Generation Performance Counters: Towards Monitoring Over Thousand Concurrent EventsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- The Tau Parallel Performance SystemThe International Journal of High Performance Computing Applications, 2006
- LLVM: A compilation framework for lifelong program analysis & transformationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Accurate low-cost methods for performance evaluation of cache memory systemsIEEE Transactions on Computers, 1988