SpiNNaker
- 1 December 2011
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Journal on Emerging Technologies in Computing Systems
- Vol. 7 (4), 1-18
- https://doi.org/10.1145/2043643.2043647
Abstract
The design and implementation of globally asynchronous locally synchronous systems-on-chip is a challenging activity. The large size and complexity of the systems require the use of computer-aided design (CAD) tools but, unfortunately, most tools do not work adequately with asynchronous circuits. This article describes the successful design and implementation of SpiNNaker, a GALS multicore system-on-chip. The process was completed using commercial CAD tools from synthesis to layout. A hierarchical methodology was devised to deal with the asynchronous sections of the system, encapsulating and validating timing assumptions at each level. The crossbar topology combined with a pipelined asynchronous fabric implementation allows the on-chip network to meet the stringent requirements of the system. The implementation methodology constrains the design in a way that allows the tools to complete their tasks successfully. A first test chip, with reduced resources and complexity was taped-out using the proposed methodology. Test chips were received in December 2009 and were fully functional. The methodology had to be modified to cope with the increased complexity of the SpiNNaker SoC. SpiNNaker chips were delivered in May 2011 and were also fully operational, and the interconnect requirements were met.Keywords
Funding Information
- Engineering and Physical Sciences Research Council (EP/D07908X/1EP/G015740/1)
This publication has 11 references indexed in Scilit:
- Modeling Spiking Neural Networks on SpiNNakerComputing in Science & Engineering, 2010
- Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit PerspectivesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
- A GALS Infrastructure for a Massively Parallel MultiprocessorIEEE Design & Test of Computers, 2007
- Asynchronous on-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral BusPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A survey of research and practices of Network-on-chipACM Computing Surveys, 2006
- Design Automation of Real-Life Asynchronous Devices and SystemsFoundations and Trends® in Electronic Design Automation, 2006
- Asynchronous interconnect for synchronous soc designIEEE Micro, 2004
- Chain: a delay-insensitive chip area interconnectIEEE Micro, 2002
- Design of asynchronous circuits using synchronous CAD toolsIEEE Design & Test of Computers, 2002
- Implementing asynchronous circuits using a conventional EDA tool-flowProceedings of the 39th conference on Design automation - DAC '02, 2002