A scalable and efficient methodology to extract two node bridges from large industrial circuits
- 8 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Carafe: an inductive fault analysis tool for CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrated approach for circuit and fault extraction of VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Realistic fault extraction for high-quality design and test of VLSI systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hierarchical extraction of critical area for shorts in very large ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Inductive contamination analysis (ICA) with SRAM applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel algorithm to extract two-node bridgesPublished by Association for Computing Machinery (ACM) ,2000
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983