Estimation of signal transition activity in FIR filters implemented by a MAC architecture
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 19 (1), 164-169
- https://doi.org/10.1109/43.822629
Abstract
A novel method for the accurate calculation of the transition activity at the nodes of a multiplier-accumulator (MAC) architecture implementing finite impulse response filters is proposed in this paper. The method is developed for input signals, which can be described by a stationary Gaussian process. The transition activity per bit of a signal word is modeled according to the dual-bit-type (DBT) model and it is described as a function of the signal statistics. An efficient analytical method has been developed for the determination of the signal statistics at each node of the MAC architecture. It is based on the mathematical formulation of the multiplexing in time of signal sequences with known statistics. The effect of the multiplexing mechanism on the breakpoints of the DBT model, which influences significantly the accuracy of the method, is also determined. Several experiments both with synthetic and real data have been conducted. The numerical results produced by the proposed models are in very good agreement with the measured values of the transition activityKeywords
This publication has 8 references indexed in Scilit:
- An easily computed functional level testability measurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analytical expressions for average bit statistics of signal lines in DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analytical estimation of transition activity for DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analytical estimation of signal transition activity from word-level statisticsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
- Information theoretic measures for power analysis [logic design]IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Architectural power analysis: The dual bit type methodIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- A survey of power estimation techniques in VLSI circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992