STDP implementation using memristive nanodevice in CMOS-Nano neuromorphic networks
- 1 January 2009
- journal article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Electronics Express
- Vol. 6 (3), 148-153
- https://doi.org/10.1587/elex.6.148
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Spike-timing-dependent learning in memristive nanodevicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent PlasticityIEEE Transactions on Neural Networks, 2006
- Design and evaluation of basic standard encryption algorithm modules using nanosized complementary metal–oxide–semiconductor–molecular circuitsNanotechnology, 2005
- A model of STDP based on spatially and temporally local information: Derivation and combination with gated decayNeural Networks, 2005
- On the fault tolerance of a clustered single-electron neural network for differential enhancementIEICE Electronics Express, 2005
- Neuromorphic architectures for nanoelectronic circuitsInternational Journal of Circuit Theory and Applications, 2004
- Synaptic Modification by Correlated Activity: Hebb's Postulate RevisitedAnnual Review of Neuroscience, 2001