Speculative tag access for reduced energy dissipation in set-associative L1 data caches
- 1 October 2013
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2013 IEEE 31st International Conference on Computer Design (ICCD)
Abstract
Due to performance reasons, all ways in set-associative level-one (L1) data caches are accessed in parallel for load operations even though the requested data can only reside in one of the ways. Thus, a significant amount of energy is wasted when loads are performed. We propose a speculation technique that performs the tag comparison in parallel with the address calculation, leading to the access of only one way during the following cycle on successful speculations. The technique incurs no execution time penalty, has an insignificant area overhead, and does not require any customized SRAM implementation. Assuming a 16kB 4-way set-associative L1 data cache implemented in a 65-nm process technology, our evaluation based on 20 different MiBench benchmarks shows that the proposed technique on average leads to a 24% data cache energy reduction.Keywords
This publication has 12 references indexed in Scilit:
- Reducing L1 caches power by exploiting software semanticsPublished by Association for Computing Machinery (ACM) ,2012
- A way-halting cache for low-energy high-performance systemsACM Transactions on Architecture and Code Optimization, 2005
- A performance evaluation of memory hierarchy in embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Itanium 2 processor microarchitectureIEEE Micro, 2003
- SimpleScalar: an infrastructure for computer system modelingComputer, 2002
- Way-predicting set-associative cache for high performance and low energy consumptionPublished by Association for Computing Machinery (ACM) ,1999
- Design and optimization of low voltage high performance dual threshold CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1998
- Virtual-address caches. Part 1: problems and solutions in uniprocessorsIEEE Micro, 1997
- Streamlining data cache access with fast address calculationPublished by Association for Computing Machinery (ACM) ,1995
- A portable global optimizer and linkerPublished by Association for Computing Machinery (ACM) ,1988