Selective Harmonic Mitigation Technique for Cascaded H-Bridge Converters With Nonequal DC Link Voltages
Open Access
- 18 April 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Industrial Electronics
- Vol. 60 (5), 1963-1971
- https://doi.org/10.1109/tie.2012.2192896
Abstract
Multilevel converters have received increased interest recently as a result of their ability to generate high quality output waveforms with a low switching frequency. This makes them very attractive for high-power applications. A cascaded H-bridge converter (CHB) is a multilevel topology which is formed from the series connection of H-bridge cells. Optimized pulse width modulation techniques such as selective harmonic elimination or selective harmonic mitigation (SHM-PWM) are capable of preprogramming the harmonic profile of the output waveform over a range of modulation indices. Such modulation methods may, however, not perform optimally if the dc links of the CHB are not balanced. This paper presents a new SHM-PWM control strategy which is capable of meeting grid codes even under nonequal dc link voltages. The method is based on the interpolation of different sets of angles obtained for specific situations of imbalance. Both simulation and experimental results are presented to validate the proposed control method.Keywords
This publication has 26 references indexed in Scilit:
- Cascaded DC–DC Converter Photovoltaic Systems: Power Optimization IssuesIEEE Transactions on Industrial Electronics, 2010
- The Application of Particle Swarm Optimization to Passive and Hybrid Active Power Filter DesignIEEE Transactions on Industrial Electronics, 2009
- An Optimized Space Vector Modulation Sequence for Improved Harmonic PerformanceIEEE Transactions on Industrial Electronics, 2008
- Selective Harmonic Elimination PWM Control for Cascaded Multilevel Voltage Source Converters: A Generalized FormulaIEEE Transactions on Power Electronics, 2008
- Harmonic elimination of multilevel inverters using particle swarm optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A Flexible Selective Harmonic Mitigation Technique to Meet Grid Codes in Three-Level PWM ConvertersIEEE Transactions on Industrial Electronics, 2007
- A Complete Harmonic Elimination Approach to DC Link Voltage Balancing for a Cascaded Multilevel RectifierIEEE Transactions on Industrial Electronics, 2007
- Elimination of Harmonics in a Multilevel Converter With Nonequal DC SourcesIEEE Transactions on Industry Applications, 2005
- Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part II --- Voltage Control TechniquesIEEE Transactions on Industry Applications, 1974
- Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part I--Harmonic EliminationIEEE Transactions on Industry Applications, 1973