Power and Area Optimization for Run-Time Reconfiguration System On Programmable Chip Based on Magnetic Random Access Memory
- 10 February 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 45 (2), 776-780
- https://doi.org/10.1109/tmag.2008.2006872
Abstract
In recent years, magnetic random access memory (MRAM) based run-time system on programmable chip (SOPC) has been proposed as a solution to the critical drawbacks of current field programmable gate arrays (FPGAs), such as long (re)boot latency, high standby power, and limits for run time reconfiguration. However, the integration of MRAM in FPGA circuits brings its own problems, including large die area and high dynamic power for the switching circuit. In this paper, we present some solutions to overcome the power and area constraints and thereby improve the performance of MRAM based SOPC. We have done simulations and calculations based on the STMicroelectronics 90 nm design kit and a complete magnetic tunnel junction model.Keywords
This publication has 16 references indexed in Scilit:
- Thermally assisted MRAMJournal of Physics: Condensed Matter, 2007
- Spin Torque and Field-Driven Perpendicular MRAM Designs Scalable to Multi-Gb/Chip CapacityIEEE Transactions on Magnetics, 2006
- Giant tunneling magnetoresistance up to 410% at room temperature in fully epitaxial Co∕MgO∕Co magnetic tunnel junctions with bcc Co(001) electrodesApplied Physics Letters, 2006
- Evaluation of a Non-Volatile FPGA based on MRAM technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Development of magnetic tunnel junction for toggle MRAMIEEE Transactions on Magnetics, 2005
- Programmable computing with a single magnetoresistive elementNature, 2003
- Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited)Journal of Applied Physics, 2000
- Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systemsIEEE Journal of Solid-State Circuits, 1999
- Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAsJournal of Signal Processing Systems, 1996
- A mechanism of magnetic hysteresis in heterogeneous alloysPhilosophical Transactions of the Royal Society of London. Series A, Mathematical and Physical Sciences, 1948