Capacitive and Inductive TSV-to-TSV Resilient Approaches for 3D ICs
- 6 November 2015
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 65 (3), 693-705
- https://doi.org/10.1109/tc.2015.2498550
Abstract
TSV-to-TSV coupling is known to be a significant detriment to signal integrity in three-dimensional (3D) IC architectures. Designing a reliable Through-Silicon Via is critical in order to support better performance. This paper explores the challenges brought on by capacitive and inductive TSV-to-TSV coupling in TSV-based 3D ICs. Based on our analyses, we propose two approaches to mitigate these effects. In one approach, a novel coding technique that adjusts the current flow pattern is proposed to mitigate the inductive coupling effects. In another approach an alternative architecture, wrapping around the TSVs, is proposed to greatly reduce the capacitive coupling effect. The efficiency of the proposed coding methods and supporting architectures is demonstrated by comprehensive simulations at both the hardware and system levels.This publication has 36 references indexed in Scilit:
- Capacitive Coupling Mitigation for TSV-based 3D ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- TSV Replacement and Shield Insertion for TSV–TSV Coupling Reduction in 3-D Global PlacementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014
- On the Efficacy of Through-Silicon-Via InductorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- A GALS Router for Asynchronous Network-on-ChipPublished by Association for Computing Machinery (ACM) ,2014
- TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D ICCommunications of the ACM, 2014
- TSV-to-TSV Coupling Analysis and OptimizationPublished by Springer Science and Business Media LLC ,2012
- On Dual-Rail Control Logic for Enhanced Circuit RobustnessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- 3D-MAPS: 3D Massively parallel processor with stacked memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical LinksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011