Efficient address generation in a parallel processor
- 1 November 1990
- journal article
- Published by Elsevier BV in Information Processing Letters
- Vol. 36 (3), 111-116
- https://doi.org/10.1016/0020-0190(90)90078-c
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Design of an array processor for image processingJournal of Parallel and Distributed Computing, 1991
- On access and alignment of data in a parallel processorInformation Processing Letters, 1989
- Perfect Latin squares and parallel array accessACM SIGARCH Computer Architecture News, 1989
- Theoretical Limitations on the Efficient Use of Parallel MemoriesIEEE Transactions on Computers, 1978
- The Multidimensional Access Memory in STARANIEEE Transactions on Computers, 1977
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971