RTL-based functional test generation for high defects coverage in digital SOCs
- 7 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- High Time For High Level ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Behavioral fault modeling in a VHDL synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An easily computed functional level testability measurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- From specification validation to hardware testing: a unified methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral fault simulation in VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit test generation for behavioral VHDL modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability metrics for synthesis of self-testable designs and effective test plansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test synthesis in the behavioral domainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Defect level evaluation in an IC design environmentIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- A novel behavioral testability measureIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993