A simulation tool for dynamically reconfigurable field programmable gate arrays
- 1 September 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 4 (3), 381-390
- https://doi.org/10.1109/92.532038
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Virtual computing and the Virtual ComputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Data-folding in SRAM configurable FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Text searching on Splash 2Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Spyder: a reconfigurable VLIW processor using FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Virtual wires: overcoming pin limitations in FPGA-based logic emulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dynamic instruction set computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Jumping the technology s-curveIEEE Spectrum, 1995
- Use of reconfigurability in variable-length code detection at video ratesLecture Notes in Computer Science, 1995
- Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arraysLecture Notes in Computer Science, 1995