Custom analog low power design: the problem of low voltage and mismatch
- 22 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A high yield 12-bit 250-MS/s CMOS D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Future of analog in the VLSI environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mismatch characterization of small size MOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 2 V fully-differential SC integrator in standard CMOSElectronics Letters, 1995
- Design strategy for low-voltage SC circuitsElectronics Letters, 1994
- Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltagesIEEE Journal of Solid-State Circuits, 1994
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989