A new degradation mode of scaled p/sup +/ polysilicon gate pMOSFETs induced by bias temperature (BT) instability
- 19 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Interface-trap generation at ultrathin SiO2 (4–6 nm)-Si interfaces during negative-bias temperature agingJournal of Applied Physics, 1995
- Lateral profiling of oxide charge and interface traps near MOSFET junctionsIEEE Transactions on Electron Devices, 1993
- Leakage current degradation in n-MOSFETs due to hot-electron stressIEEE Electron Device Letters, 1988
- Negative bias stress of MOS devices at high electric fields and degradation of MNOS devicesJournal of Applied Physics, 1977