A security approach for off-chip memory in embedded microprocessor systems
- 28 February 2009
- journal article
- Published by Elsevier BV in Microprocessors and Microsystems
- Vol. 33 (1), 37-45
- https://doi.org/10.1016/j.micpro.2008.08.008
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A parallelized way to provide data encryption and integrity checking on a processor-memory busPublished by Association for Computing Machinery (ACM) ,2006
- Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random FunctionsACM SIGARCH Computer Architecture News, 2005
- Mobile Phones as Computing Devices: The Viruses are Coming!IEEE Pervasive Computing, 2004
- Implementing an untrusted operating system on trusted hardwarePublished by Association for Computing Machinery (ACM) ,2003
- Architectural support for copy and tamper resistant softwareACM SIGPLAN Notices, 2000
- HMAC: Keyed-Hashing for Message AuthenticationPublished by RFC Editor ,1997
- Protocols for Public Key CryptosystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980