Debug support strategy for systems-on-chips with multiple processor cores
- 3 January 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
- Vol. 55 (2), 174-184
- https://doi.org/10.1109/tc.2006.22
Abstract
On-chip program and data tracing is now an essential part of any system level development platform for system-on-chip (SoC). Current debug support solutions are platform specific and incompatible with processors and active peripherals from other sources, restricting effective design reuse. In order to overcome this reuse challenge, this paper defines interfaces to decouple the debug support from processor cores and other active data accessing units. The on-chip debug support infrastructure is also decoupled from each core's debug support and from the trace port or trace memory, using an additional interface. As a result, this decoupling of the debug support infrastructure provides freedom from a specific SoC platform. These interfaces are applied through a reference design modeled using VHDL that is based on a novel low overhead trace message framework. Compared with a leading implementation of a relevant standard, the reference design is 50 percent more compact while providing improvements in trace compression of 8.4 percent for program trace messages and almost 24 percent for data trace messages. This reference design is a multiple core solution that is compatible with most SoC architectures, including those based on emerging network-on-chip architectures.Keywords
This publication has 10 references indexed in Scilit:
- Boosting Debugging Support for Complex Systems on ChipComputer, 2007
- Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- On-chip debug support for embedded Systems-on-ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- IEEE 1149.1-compliant access architecture for multiple core debug on digital system chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On using IEEE P1500 SECT for test plug-n-playPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test and on-line debug capabilities of IEEE Std 1149.1 in UltraSPARC/sup TM/-III microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- Emerging on-ship debugging techniques for real-time embedded systemsComputing & Control Engineering Journal, 2000
- How VSIA answers the SOC dilemmaComputer, 1999
- Testing embedded-core-based system chipsComputer, 1999