Functional and scan tests: The effectiveness of I/sub DDQ/ how many fault coverages do we need?
- 1 January 1992
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TESTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault Location with Current MonitoringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CMOS IC stuck-open-fault electrical effects and design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- IDDq benefits (digital CMOS testing)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing for parametric faults in static CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of robust delay-fault-testable circuits: theoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Defect density distribution for LSI yield calculationsIEEE Transactions on Electron Devices, 1973
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964