20 $\mu$A to 100 mA DC–DC Converter With 2.8-4.2 V Battery Supply for Portable Applications in 45 nm CMOS
- 6 September 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 46 (12), 2807-2820
- https://doi.org/10.1109/jssc.2011.2162914
Abstract
A DC-DC buck converter capable of handling loads from 20 μA to 100 mA and operating off a 2.8-4.2 V battery is implemented in a 45 nm CMOS process. In order to handle high battery voltages in this deeply scaled technology, multiple transistors are stacked in the power train. Switched-Capacitor DC-DC converters are used for internal rail generation for stacking and supplies for control circuits. An I-C DAC pulse width modulator with sleep mode control is proposed which is both area and power-efficient as compared with previously published pulse width modulator schemes. Both pulse frequency modulation (PFM) and pulse width modulation (PWM) modes of control are employed for the wide load range. The converter achieves a peak efficiency of 75% at 20 μA, 87.4% at 12 mA in PFM, and 87.2% at 53 mA in PWM.Keywords
This publication has 23 references indexed in Scilit:
- 20 $\mu$A to 100 mA DC–DC Converter With 2.8-4.2 V Battery Supply for Portable Applications in 45 nm CMOSIEEE Journal of Solid-State Circuits, 2011
- A Battery-Less Thermoelectric Energy Harvesting Interface Circuit With 35 mV Startup VoltageIEEE Journal of Solid-State Circuits, 2010
- Level Shifters and DCVSL for a Low-Voltage CMOS 4.2-V Buck ConverterIEEE Transactions on Industrial Electronics, 2008
- Minimum Energy Tracking Loop With Embedded DC–DC Converter Enabling Ultra-Low-Voltage Operation Down to 250 mV in 65 nm CMOSIEEE Journal of Solid-State Circuits, 2008
- A low-voltage CMOS DC-DC converter for a portable battery-operated systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synchronous rectification with adaptive timing controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low power CMOS level shifters by bootstrapping techniqueElectronics Letters, 2002
- A high-efficiency CMOS voltage doublerIEEE Journal of Solid-State Circuits, 1998
- A simple method to evaluate device lifetime due to hot-carrier effect under dynamic stressIEEE Electron Device Letters, 1986
- Degradation of very thin gate oxide MOS devices under dynamic high field/Current stressPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986