Rethinking NoCs for Spatial Neural Network Accelerators
- 19 October 2017
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic ChipIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015
- ShiDianNaoPublished by Association for Computing Machinery (ACM) ,2015
- Going deeper with convolutionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- PuDianNaoPublished by Association for Computing Machinery (ACM) ,2015
- DaDianNao: A Machine-Learning SupercomputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- DianNaoACM SIGPLAN Notices, 2014
- Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network ImplementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Lbtorial bluespec systemverilog: efficient, correct RTL from high-level specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A generic reconfigurable neural network architecture implemented as a network on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004