Process Variation Tolerant 3T1D-Based Cache Architectures
Top Cited Papers
- 1 January 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Process variations will greatly impact the stability, leakage power consumption, and performance of future microprocessors. These variations are especially detrimental to 6T SRAM (6-transistor static memory) structures and will become critical with continued technology scaling. In this paper, we propose new on-chip memory architectures based on novel 3T1D DRAM (3-transistor, 1-diode dynamic memory) cells. We provide a detailed comparison between 6T and 3T1D designs in the context of a L1 data cache. The effects of physical device variation on a 3T1D cache can be lumped into variation of data retention times. This paper proposes a range of cache refresh and placement schemes that are sensitive to retention time, and we show that most of the retention time variations can be masked by the microarchitecture when using these schemes. We have performed detailed circuit and architectural simulations assuming different degrees of variability in advanced technology nodes, and we show that the resulting memory architecture can tolerate large process variations with little or even no impact on performance when compared to ideal 6T SRAM designs. Furthermore, these designs are robust to memory cell stability issues and can achieve large power savings. These advantages make the new memory architectures a promising choice for on-chip variation-tolerant cache structures required for next generation microprocessors.Keywords
This publication has 19 references indexed in Scilit:
- Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention TimePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A novel dynamic memory cell with internal voltage gainIEEE Journal of Solid-State Circuits, 2005
- A 10Mbit, 15GBytes/sec bandwidth 1T DRAM chip with planar MOS storage capacitor in an unmodified 150nm logic process for high-density on-chip memory applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Implementing branch-predictor decay using quasi-static memory cellsACM Transactions on Architecture and Code Optimization, 2004
- Cache decay: exploiting generational behavior to reduce cache leakage powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001
- A model for estimating trace-sample miss ratiosACM SIGMETRICS Performance Evaluation Review, 1991
- Using cache mechanisms to exploit nonrefreshing DRAMs for on-chip memoriesIEEE Journal of Solid-State Circuits, 1991