CMOS multiple-valued logic design. I. Circuit implementation
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 40 (8), 503-514
- https://doi.org/10.1109/81.242320
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- HAMLET-an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiple-valued CCD circuitsComputer, 1988
- A multiple valued logic: a tutorial and appreciationComputer, 1988
- A multiplier chip with multiple-valued bidirectional current-mode logic circuitsComputer, 1988
- Structural computer-aided design of current-mode CMOS logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A Survey of Multivalued MemoriesIEEE Transactions on Computers, 1986
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984
- Synthesis of Discrete Functions Using I2L TechnologyIEEE Transactions on Computers, 1981
- A Many-Valued Algebra for Switching SystemsIEEE Transactions on Computers, 1970
- A Minimization Technique for Multiple-Valued Logic SystemsIEEE Transactions on Computers, 1968