FPGA Implementation of Power Aware FIR Filter Using Reduced Transition Pipelined Variable Precision Gating

Abstract
FPGA Implementation of Power Aware FIR Filter Using Reduced Transition Pipelined Variable Precision Gating