A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena
- 15 June 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Biomedical Circuits and Systems
- Vol. 7 (1), 71-81
- https://doi.org/10.1109/tbcas.2012.2197858
Abstract
We present a single-chip array of 100 biologically-based electronic neuron models interconnected to each other and the outside environment through 30,000 synapses. The chip was fabricated in a standard 350 nm CMOS IC process. Our approach used dense circuit models of synaptic behavior, including biological computation and learning, as well as transistor channel models. We use Address-Event Representation (AER) spike communication for inputs and outputs to this IC. We present the IC architecture and infrastructure, including IC chip, configuration tools, and testing platform. We present measurement of small network of neurons, measurement of STDP neuron dynamics, and measurement from a compiled spiking neuron WTA topology, all compiled into this IC.Keywords
This publication has 26 references indexed in Scilit:
- A Systematic Method for Configuring VLSI Networks of Spiking NeuronsNeural Computation, 2011
- Modeling and Implementation of Voltage-Mode CMOS Dendrites on a Reconfigurable Analog PlatformIEEE Transactions on Biomedical Circuits and Systems, 2011
- PyNN: a common interface for neuronal network simulatorsFrontiers in Neuroscience, 2008
- Programmable Floating Gate FPAA Switches Are Not Dead WeightPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Implementing Synaptic Plasticity in a VLSI Spiking Neural Network ModelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent PlasticityIEEE Transactions on Neural Networks, 2006
- A family of floating-gate adapting synapses based upon transistor channel modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Single transistor learning synapse with long term storagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPsScience, 1997
- Improved implementation of the silicon cochleaIEEE Journal of Solid-State Circuits, 1992