PIPP
- 15 June 2009
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 37 (3), 174-183
- https://doi.org/10.1145/1555815.1555778
Abstract
Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that sharing-oblivious cache management policies (e.g., LRU) can lead to poor performance and fairness when the multiple cores compete for the limited LLC capacity. Different memory access patterns can cause cache contention in different ways, and various techniques have been proposed to target some of these behaviors. In this work, we propose a new cache management approach that combines dynamic insertion and promotion policies to provide the benefits of cache partitioning, adaptive insertion, and capacity stealing all with a single mechanism. By handling multiple types of memory behaviors, our proposed technique outperforms techniques that target only either capacity partitioning or adaptive insertion.Keywords
This publication has 28 references indexed in Scilit:
- Adaptive set pinningPublished by Association for Computing Machinery (ACM) ,2008
- QoS policies and architecture for cache/memory in CMP platformsPublished by Association for Computing Machinery (ACM) ,2007
- ParallAXPublished by Association for Computing Machinery (ACM) ,2007
- Communist, utilitarian, and capitalist cache policies on CMPsPublished by Association for Computing Machinery (ACM) ,2006
- Architectural support for operating system-driven CMP cache managementPublished by Association for Computing Machinery (ACM) ,2006
- IATAC: a smart predictor to turn-off L2 cache linesACM Transactions on Architecture and Code Optimization, 2005
- Dynamic Partitioning of Shared Cache MemoryThe Journal of Supercomputing, 2004
- SimpleScalar: an infrastructure for computer system modelingComputer, 2002
- Dead-block prediction & dead-block correlating prefetchersPublished by Association for Computing Machinery (ACM) ,2001
- Optimal partitioning of cache memoryInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 1992