Factory acceptance test of a five-terminal MMC control and protection system using hardware-in-the-loop method
- 1 July 2015
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2015 IEEE Power & Energy Society General Meeting
- No. 19325517,p. 1-5
- https://doi.org/10.1109/pesgm.2015.7286275
Abstract
Being the first five-terminal Modular Multilevel Converter (MMC)-based HVDC project in the world, the control and protection system must be validated under various operation modes as well as contingency at the factory acceptance test. This paper presents the configuration and performance of a hardware-in-the-loop (HIL) test platform that is based on a multi-rate real-time simulator using commercial-off-the-shelf architecture. The MMC sub-module model is implemented in field programmable gate array (FPGA) boards with a computation cycle of 500 ns, while the rest of the power system is simulated on the central processing unit (standard multi-core CPU) with a time-step of 30 μs. The State-space Nodal (SSN) interface is used to couple the models simulated on FPGA and on CPU. In addition, a communication protocol based on Giga-bit Ethernet is designed to connect the actual valve balancing controller with the real-time simulator. Results from the factory acceptance test are presented in this paper.Keywords
This publication has 2 references indexed in Scilit:
- A combined state-space nodal method for the simulation of power system transientsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Studies of Commutation Failures in HVDC System Based on HypersimPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006