Architecture and circuit design of a 6-GOPS signal processor for QAM demodulator applications
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (3), 219-227
- https://doi.org/10.1109/4.364435
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Pushing the performance limits due to power dissipation of future ULSI chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fully digital adaptive slope equalizer for advanced digital radio systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Jitter-reduced digital timing recovery for multilevel PAM and QAM systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 60-Mbaud single-chip QAM processor for the complete base-band signal processing of QAM demodulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS digital adaptive decision feedback equalizer chip for multilevel QAM digital radio modemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1.0-μm CMOS 60-MBaud single-chip QAM processor for digital radio applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Carry-save architectures for high-speed digital signal processingJournal of Signal Processing Systems, 1991
- A digital interpolation filter chip with 32 programmable coefficients for 80 MHz sampling frequencyIEEE Journal of Solid-State Circuits, 1991
- A 2- mu m CMOS digital adaptive equalizer chip for QAM digital radio modemsIEEE Journal of Solid-State Circuits, 1988
- A BPSK/QPSK Timing-Error Detector for Sampled ReceiversIEEE Transactions on Communications, 1986