5-GHz band linear CMOS power amplifier IC with a novel integrated linearizer for WLAN applications
- 1 November 2012
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, novel linearization technique is proposed to realize a 5-GHz band linear CMOS power amplifier IC for WLAN application. The novel linearizer which consists of a diode-connected PMOS bias circuit and a PMOS varactor connected in parallel with an NMOS amplifier is effectively to suppress the gain compression and phase distortion of the power amplifier. A CMOS power amplifier IC is designed, fabricated and fully tested using TSMC 0.13-μπι CMOS technology. With these proposed techniques, the measurement results show a third-order IMD improvement of 9 dB over wide output power range and the maximum improvement of 18 dB. The power amplifier IC exhibits an output PldB of 19.5 dBm and a power gain of 9.5 dB at an operation voltage of 3.3 V.Keywords
This publication has 4 references indexed in Scilit:
- 5.25 GHz CMOS cascode power amplifier for 802.11a wireless local area networkIET Microwaves, Antennas & Propagation, 2008
- A Highly Linear and Efficient Differential CMOS Power Amplifier With Harmonic ControlIEEE Journal of Solid-State Circuits, 2006
- 0.18-/spl mu/m CMOS push-pull power amplifier with antenna in IC packageIEEE Microwave and Wireless Components Letters, 2004
- Quasi-linear amplification using self-phase distortion compensation techniqueIEEE Transactions on Microwave Theory and Techniques, 1995