A FPGA-Based Architecture for Automatic Hexagonal Bolts Detection in Railway Maintenance
- 11 October 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 219-224
- https://doi.org/10.1109/camp.2005.4
Abstract
Rail inspection is a very important task in railway maintenanceand it is periodically needed for preventing dangerous situations.Inspection is operated manually by trained human operator walkingalong the track searching for visual anomalies. This monitoringis unacceptable for slowness and lack of objectivity, becausethe results are related to the ability of the observer to recognizecritical situations. The paper presents a prototypal FPGA-based architecture which automatically detects presence/absence of the fastening bolts that fix the rails to the sleepers. A simple predicting algorithm, exploiting the geometry of the railways, extracts, from the long video sequence acquired by a digital line scan camera, few windows where the presence of bolts is expected. These windows are preprocessed according to a Haar Transform and then provided to a Multi Layer Perceptron Neural Classifiers (MLPNCs) which reveals the presence/absenceof the fastening bolts with an accuracy of 99.6% in detecting visiblebolts and of 95% in detecting missing bolts. A FPGA-based architectureperforms these tasks in 13.29 ms, allowing an on-the-fly analysis ofa video sequence acquired up at 190 km/h.Keywords
This publication has 10 references indexed in Scilit:
- Visual recognition of fastening bolts for railroad maintenancePattern Recognition Letters, 2004
- Accelerated image processing on FPGAsIEEE Transactions on Image Processing, 2003
- Simplified FPGA-based data acquisition system for PETIEEE Transactions on Nuclear Science, 2003
- Visual recognition of missing fastening elements for railroad maintenancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new microprocessor based approach to an automatic control system for railway safetyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 4.2 Gbit∕s single-chip FPGA implementation of AES algorithmElectronics Letters, 2003
- Composite real-time image processing for railways track profile measurementIEEE Transactions on Instrumentation and Measurement, 2000
- Obstruction detector using ultrasonic sensors for upgrading the safety of a level crossingPublished by Institution of Engineering and Technology (IET) ,1998
- Orthonormal bases of compactly supported waveletsCommunications on Pure and Applied Mathematics, 1988
- Residue to binary conversion for RNS arithmetic using only modular look-up tablesIEEE Transactions on Circuits and Systems, 1988