Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics
- 25 June 2010
- journal article
- Published by The Korean Institute of Electrical and Electronic Material Engineers in Transactions on Electrical and Electronic Materials
- Vol. 11 (3), 93-105
- https://doi.org/10.4313/teem.2010.11.3.093
Abstract
No abstract availableThis publication has 39 references indexed in Scilit:
- Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovationsIBM Journal of Research and Development, 2006
- High-κ gate dielectrics: Current status and materials properties considerationsJournal of Applied Physics, 2001
- Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: a 3-D density-gradient simulation studyIEEE Transactions on Electron Devices, 2001
- Device scaling limits of Si MOSFETs and their application dependenciesProceedings of the IEEE, 2001
- Nanoscale CMOSProceedings of the IEEE, 1999
- Impact of super-steep-retrograde channel doping profiles on the performance of scaled devicesIEEE Transactions on Electron Devices, 1999
- Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Thickness limitations of SiO/sub 2/ gate dielectrics for MOS ULSIIEEE Transactions on Electron Devices, 1990
- Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect TransistorIEEE Journal of Solid-State Circuits, 1980
- VLSI limitations from drain-induced barrier loweringIEEE Journal of Solid-State Circuits, 1979