An experimental study of the state-of-the-art PUFs implemented on FPGAs
- 1 August 2017
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Authentication and cryptographic key generation mechanisms are used in a broad range of security related applications. While there have been substantial efforts among the security research community, challenges in implementation methods for authentication and cryptographic key generation still prevail. With inherent irreplicability, Physical Unclonable Functions (PUFs) provide a new solution to security challenges. However, designing a new PUF or finding an appropriate existing PUF for each new security application is not an easy task, and it requires a set of particular properties to suite particular application. Thus, a thorough experimental study of numerous PUFs can provide useful information on different properties of these PUFs. Moreover, PUF development researchers can utilize the study results to design new PUFs with enhanced properties or to overcome deficiencies of existing PUFs. This paper is an effort to implement a group of state-of-the-art PUFs on two models of FPGAs and also to carry out an experimental analysis that evaluates the implemented PUFs. Our study focused on two major classes of PUFs: path-delay-based PUFs and frequency-variation-based PUFs with three designs in each of two classes. The experimental results provide useful information for security application developers to devise innovative PUF-utilized security applications as well as PUF design researchers to design PUFs for particular applications.Keywords
This publication has 11 references indexed in Scilit:
- Techniques for Design and Implementation of an FPGA-Specific Physical Unclonable FunctionJournal of Computer Science and Technology, 2016
- A New Arbiter PUF for Enhancing Unpredictability on FPGAThe Scientific World Journal, 2015
- Ultra-compact and robust FPGA-based PUF identification generatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Evaluation of Physical Unclonable Functions for 28-nm Process Field-Programmable Gate ArraysJournal of Information Processing, 2014
- A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable FunctionsPublished by Springer Science and Business Media LLC ,2012
- A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- An Analysis of Delay Based PUF Implementations on FPGALecture Notes in Computer Science, 2010
- Improving the quality of a Physical Unclonable Function using configurable Ring OscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A technique to build a secret key in integrated circuits for identification and authentication applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Physical One-Way FunctionsScience, 2002