Future memory technology: challenges and opportunities
- 1 April 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2008 International Symposium on Vlsi Technology, Systems and Applications (VLSI-TSA)
- No. 1524766X,p. 5-9
- https://doi.org/10.1109/vtsa.2008.4530774
Abstract
Future memory technologies are assessed in views of challenges and opportunities. The challenges which future memory confronts with are not just from technical challenges, but from techno-economical issues which become much critical. In this study, two most important memories: DRAM and NAND flash will be discussed in respects of challenges and opportunities and PRAM will be discussed as one of the important new emerging non-volatile random access memories (RAM).Keywords
This publication has 6 references indexed in Scilit:
- A 64-Cell NAND Flash Memory with Asymmetric S/D Structure for Sub-40nm Technology and BeyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Highly reliable 50nm contact cell technology for 256Mb PRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Lattice strain design in W/WN/Poly-Si gate DRAM for improving data retention timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A mechanically enhanced storage node for virtually unlimited height (MESH) capacitor aiming at sub 70nm DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- DRAM technology perspective for gigabit eraIEEE Transactions on Electron Devices, 1998