Modeling out-of-order processors for WCET analysis
- 27 June 2006
- journal article
- Published by Springer Science and Business Media LLC in Real-Time Systems
- Vol. 34 (3), 195-227
- https://doi.org/10.1007/s11241-006-9205-5
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Modeling Control Speculation for Timing AnalysisReal-Time Systems, 2005
- The influence of processor architecture on the design and the results of WCET toolsProceedings of the IEEE, 2003
- Timing anomalies in dynamically scheduled microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The rate monotonic scheduling algorithm: exact characterization and average case behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipeline Modeling for Timing AnalysisLecture Notes in Computer Science, 2002
- Worst Case Execution Time Analysis for a Processor with Branch PredictionReal-Time Systems, 2000
- Performance estimation of embedded software with instruction cache modelingACM Transactions on Design Automation of Electronic Systems, 1999
- An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic ExecutionReal-Time Systems, 1999
- An accurate worst case timing analysis for RISC processorsIEEE Transactions on Software Engineering, 1995
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994