NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and Microarchitectures
Open Access
- 18 September 2019
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Access
- Vol. 7 (99), 135145-135163
- https://doi.org/10.1109/access.2019.2942129
Abstract
Heterogeneous 3D System-on-Chips (3D SoCs) are the most promising design paradigm to combine sensing and computing within a single chip. A special characteristic of communication networks in heterogeneous 3D SoCs is the varying latency and throughput in each layer. As shown in this work, this variance drastically degrades the network performance. We contribute a co-design of routing algorithms and router microarchitecture that allows to overcome these performance limitations. We analyze the challenges of heterogeneity: Technology-aware models are proposed for communication and thereby identify layers in which packets are transmitted slower. The communication models are precise for latency and throughput under zero load. The technology model has an area error and a timing error of less than 7.4% for various commercial technologies from 90 to 28 nm. Second, we demonstrate how to overcome limitations of heterogeneity by proposing two novel routing algorithms called Z+(XY)Z-and ZXYZ that enhance latency by up to 6.5x compared to conventional dimension order routing. Furthermore, we propose a high vertical-throughput router microarchitecture that is adjusted to the routing algorithms and that fully overcomes the limitations of slower layers. We achieve an increased throughput of 2 to 4x compared to a conventional router. Thereby, the dynamic power of routers is reduced by up to 41.1% and we achieve improved flit latency of up to 2.26x at small total router area costs between 2.1% and 10.4% for realistic technologies and application scenarios.Funding Information
- Deutsche Forschungsgemeinschaft (PI 447/8, GA 763/7)
This publication has 41 references indexed in Scilit:
- A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power ComputationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
- 3D-IC technologies and 3D FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Assembly challenges in developing 3D IC package with ultra high yield and high reliabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Nonlinear Cognitive Signal Processing in Ultralow-Power Programmable Analog HardwareIEEE Transactions on Circuits and Systems II: Express Briefs, 2015
- Performance and power consumption analysis of memory efficient 3D network-on-chip architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical LinksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A novel dimensionally-decomposed router for on-chip communication in 3D architecturesACM SIGARCH Computer Architecture News, 2007
- Rapid object detection using a boosted cascade of simple featuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new theory of deadlock-free adaptive routing in wormhole networksIEEE Transactions on Parallel and Distributed Systems, 1993