On the inclusion properties for multi-level cache hierarchies
- 17 May 1988
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 16 (2), 73-80
- https://doi.org/10.1145/633625.52409
Abstract
The inclusion property is essential in reducing the cache coherence complexity for multiprocessors with multilevel cache hierarchies. We give some necessary and sufficient conditions for imposing the inclusion property for fully- and set-associative caches which allow different block sizes at different levels of the hierarchy. Three multiprocessor structures with a two-level cache hierarchy (single cache extension, multiport second-level cache, bus-based) are examined. The feasibility of imposing the inclusion property in these structures is discussed. This leads us to propose a new inclusion-coherence mechanism for two-level bus-based architectures.Keywords
This publication has 9 references indexed in Scilit:
- Coherency for multiprocessor virtual address cachesPublished by Association for Computing Machinery (ACM) ,1987
- Cache design of a sub-micron CMOS system/370Published by Association for Computing Machinery (ACM) ,1987
- Hierarchical cache/bus architecture for shared memory multiprocessorsPublished by Association for Computing Machinery (ACM) ,1987
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- An economical solution to the cache coherence problemPublished by Association for Computing Machinery (ACM) ,1984
- Propeties of storage hierarchy systems with multiple page sizes and redundant dataACM Transactions on Database Systems, 1979
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978
- Multiprocessor Organization—a SurveyACM Computing Surveys, 1977
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968