Computation on Stochastic Bit Streams Digital Image Processing Case Studies
Top Cited Papers
- 15 April 2013
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 22 (3), 449-462
- https://doi.org/10.1109/tvlsi.2013.2247429
Abstract
Maintaining the reliability of integrated circuits as transistor sizes continue to shrink to nanoscale dimensions is a significant looming challenge for the industry. Computation on stochastic bit streams, which could replace conventional deterministic computation based on a binary radix, allows similar computation to be performed more reliably and often with less hardware area. Prior work discussed a variety of specific stochastic computational elements (SCEs) for applications such as artificial neural networks and control systems. Recently, very promising new SCEs have been developed based on finite-state machines (FSMs). In this paper, we introduce new SCEs based on FSMs for the task of digital image processing. We present five digital image processing algorithms as case studies of practical applications of the technique. We compare the error tolerance, hardware area, and latency of stochastic implementations to those of conventional deterministic implementations using binary radix encoding. We also provide a rigorous analysis of a particular function, namely the stochastic linear gain function, which had only been validated experimentally in prior work.Keywords
This publication has 18 references indexed in Scilit:
- Using stochastic computing to implement digital image processing algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A low power fault-tolerance architecture for the kernel density estimation based image segmentation algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- An Architecture for Fault-Tolerant Computation with Stochastic LogicInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2010
- Fully Parallel Stochastic LDPC DecodersIEEE Transactions on Signal Processing, 2008
- A Stochastic-Based FPGA Controller for an Induction Motor Drive With Integrated Neural Network AlgorithmsIEEE Transactions on Industrial Electronics, 2008
- A scalable LDPC decoder ASIC architecture with bit-serial message exchangeIntegration, 2007
- Stochastic decoding of LDPC codesIEEE Communications Letters, 2006
- Stochastic Implementation of LDPC DecodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Stochastic iterative decodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Iterative decoding using stochastic computationElectronics Letters, 2003