New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise
- 1 January 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new method to fabricate self-aligned silicon nanowire transistors (SNWTs) has been realized on bulk silicon substrate by fully epi-free compatible CMOS technology. The SNWTs exhibit excellent immunity of short-channel effects (SCEs) and achieve high Ion/Ioff ratio of 2.6times108. The transportation characteristics, ballistic efficiency and low frequency noise of SNWTs are investigated for the first time.Keywords
This publication has 5 references indexed in Scilit:
- Random Telegraph Signal Noise in Gate-All-Around Si-FinFET With Ultranarrow BodyIEEE Electron Device Letters, 2006
- Reliability Comparison of Triple-Gate Versus Planar SOI FETsIEEE Transactions on Electron Devices, 2006
- Low frequency noise characterization in 0.13 μm p-MOSFETs. Impact of scaled-down 0.25, 0.18 and 0.13 μm technologies on 1/f noiseMicroelectronics Reliability, 2004
- Electrical noise and RTS fluctuations in advanced CMOS devicesMicroelectronics Reliability, 2002
- Low frequency noise in thin gate oxide MOSFETsMicroelectronics Reliability, 2001