Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking
- 19 February 2015
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 34 (6), 961-971
- https://doi.org/10.1109/tcad.2015.2404876
Abstract
The increasing IC manufacturing cost encourages a business model where design houses outsource IC fabrication to remote foundries. Despite cost savings, this model exposes design houses to IC piracy as remote foundries can manufacture in excess to sell on the black market. Recent efforts in digital hardware security aim to thwart piracy by using XOR-based chip locking, cryptography, and active metering. To counter direct attacks and lower the exposure of unlocked circuits to the foundry, we introduce a multiplexor-based locking strategy that preserves test response allowing IC testing by an untrusted party before activation. We demonstrate a simple yet effective attack against a locked circuit that does not preserve test response, and validate the effectiveness of our locking strategy on IWLS 2005 benchmarks.Keywords
Funding Information
- None
This publication has 14 references indexed in Scilit:
- Security Analysis of Industrial Test Compression SchemesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013
- Secure Split-Test for preventing IC piracy by untrusted foundry and assemblyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Security analysis of logic obfuscationPublished by Association for Computing Machinery (ACM) ,2012
- Scalable don't-care-based logic optimization and resynthesisACM Transactions on Reconfigurable Technology and Systems, 2011
- Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights ManagementIEEE Transactions on Information Forensics and Security, 2011
- New security threats against chips containing scan chain structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Analysis and design of active IC metering schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Signature-Based SER Analysis and Design of Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
- Dynamic transition relation simplification for bounded property checkingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The use of random simulation in formal verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002