Load balancing in a hybrid ATPG environment
- 1 July 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (7), 878-882
- https://doi.org/10.1109/12.83627
Abstract
The problem of balancing the computational load between fault simulation and conventional ATPG (automatic test program generation) is treated. A rule for switching from probabilistic to deterministic test pattern computation is derived. The criterion is based on a model of monitoring of the simulation process and on an online estimation of the fault detection probabilities. Using these probabilities and the operation characteristics of the ATPG program, one can decide whether it is more efficient to continue fault simulation or to proceed with algorithmic test pattern computation. A prototype of the hybrid ATPG system was implemented on an Apollo DN3000. Compared to a conventional ATPG system, better coverage and shorter generation times were obtained.This publication has 9 references indexed in Scilit:
- Hard mask fabrication for magnetic random access memory elements using focused ion beam assisted selective chemical vapor depositionJournal of Applied Physics, 2003
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- PROTEST: A Tool for Probabilistic Testability AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Survey of Hardware Accelerators Used in Computer-Aided DesignIEEE Design & Test of Computers, 1984
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- HAL; A Block Level Hardware Logic SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The Yorktown Simulation EnginePublished by Association for Computing Machinery (ACM) ,1982
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic CircuitsIEEE Transactions on Electronic Computers, 1967