Delay test of chip I/Os using LSSD boundary scan
- 27 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Test Application Timing: The Unexplored Issue in AC TestPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- At-speed delay testing of synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis and detection of timing failures in an experimental Test ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Detecting delay flaws by very-low-voltage testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fastpath: a path-delay test generator for standard scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Criteria for analyzing high frequency testing performance of VLSI automatic test equipmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing the enterprise IBM System/390/sup TM/ multi processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test methodologies and design automation for IBM ASICsIBM Journal of Research and Development, 1996
- Transition Fault SimulationIEEE Design & Test of Computers, 1987