A Software Technique to Improve Yield of Processor Chips in Presence of Ultra-Leaky SRAM Cells Caused by Process Variation
- 1 January 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2007 Asia and South Pacific Design Automation Conference
Abstract
Exceptionally leaky transistors are increasingly more frequent in nano-scale technologies due to lower threshold voltage and its increased variation. Such leaky transistors may even change position with changes in the operating voltage and temperature, and hence, redundancy at circuit-level is not sufficient to tolerate such threats to yield. We show that in SRAM cells this leakage depends on the cell value and propose a first software-based runtime technique that suppresses such abnormal leakages by storing safe values in the corresponding cache lines before going to standby mode. Analysis shows the performance penalty is, in the worst case, linearly dependent to the number of so-cured cache lines while the energy saving linearly increases by the time spent in standby mode. Analysis and experimental results on commercial processors confirm that the technique is viable if the standby duration is more than a small fraction of a second.Keywords
This publication has 11 references indexed in Scilit:
- A cache-defect-aware code placement algorithm for improving the performance of processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Techniques for Power and Process Variation MinimizationPublished by Taylor & Francis Ltd ,2005
- Cache decay: exploiting generational behavior to reduce cache leakage powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit and System Level Power ManagementPublished by Springer Science and Business Media LLC ,2002
- Runtime mechanisms for leakage current reduction in CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dual-threshold voltage techniques for low-power digital circuitsIEEE Journal of Solid-State Circuits, 2000
- Low power and high performance design challenges in future technologiesPublished by Association for Computing Machinery (ACM) ,2000
- Gated-V/sub dd/: a circuit technique to reduce leakage in deep-submicron cache memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- Cache memory organization to enhance the yield of high performance VLSI processorsInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 1989