A high-resolution side-channel attack on last-level cache
- 5 June 2016
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance CountersLecture Notes in Computer Science, 2015
- Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Last-Level Cache Side-Channel Attacks are PracticalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing -- and Its Application to AESPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Wait a Minute! A fast, Cross-VM Attack on AESPublished by Springer Science and Business Media LLC ,2014
- Side channel vulnerability metricsPublished by Association for Computing Machinery (ACM) ,2013
- Practical Timing Side Channel Attacks against Kernel Space ASLRPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Non-monopolizable cachesACM Transactions on Architecture and Code Optimization, 2012
- Hey, you, get off of my cloudPublished by Association for Computing Machinery (ACM) ,2009
- Cache-Collision Timing Attacks Against AESLecture Notes in Computer Science, 2006