The design space of register renaming techniques
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 20 (5), 70-83
- https://doi.org/10.1109/40.877952
Abstract
No abstract availableThis publication has 28 references indexed in Scilit:
- Delivering next-generation performance on today's installed computer basePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel renaming scheme to exploit value temporal locality through physical register reuse and unificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Alpha 21264: a 500 MHz out-of-order execution microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Microarchitecture of HaL's CPUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design space of shelvingJournal of Systems Architecture, 1999
- Virtual-physical registersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- Design of the IBM Enterprise System/9000 high-end processorIBM Journal of Research and Development, 1992
- Implementing precise interrupts in pipelined processorsIEEE Transactions on Computers, 1988
- Instruction issue logic for high-performance, interruptable pipelined processorsPublished by Association for Computing Machinery (ACM) ,1987
- Look-Ahead ProcessorsACM Computing Surveys, 1975