Adapting scan architectures for low power operation
- 7 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Embedded X86 testing methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing reusable IP-a case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing a system-on-a-chip with embedded microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Trends in SLI design and their effect on testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay fault testing of IP-based designs via symbolic path modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel test methodology for core-based system LSIs and a testing time minimization problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated synthesis of large phase shifters for built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low power BIST via non-linear hybrid cellular automataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002