Architecture models refinement for fine grain timing analysis of embedded systems
- 1 October 2014
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2014 25nd IEEE International Symposium on Rapid System Prototyping
Abstract
As real-time systems have become more and more complex, architects rely on abstract models of computation in order to design and analyse these systems. In order to ease the production of source code that respects such models of computation, developper can take advantage of code generators and/or middleware. However, when analyzing an abstract model of computation, timing overheads due to generated code or middleware components are not taken into account. Answering this issue is even more problematic in the domain of embedded systems because of the variability of execution platforms. To tackle this problem, we present in this paper a model refinement and timing analysis framework: abstract models of computation are first transformed in more precise models, which include the timing characteristics of the execution platform. These refined models are then used for a more precise timing analysis. The experiment results we present in this paper show that our method can deal with realistic software architecture of real-time systems.Keywords
This publication has 16 references indexed in Scilit:
- Combinatorial Abstraction Refinement for Feasibility AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Deterministic implementation of periodic-delayed communications and experimentation in AADLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Scalable and Precise Refinement of Cache Timing Analysis via Model CheckingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A Model-Based Transformation Process to Validate and Implement High-Integrity SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- TEPEACM SIGSOFT Software Engineering Notes, 2011
- Validate, simulate, and implement ARINC653 systems using the AADLPublished by Association for Computing Machinery (ACM) ,2009
- ArcheOpterix: An extendable tool for architecture optimization of AADL modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Scheduling and memory requirements analysis with AADLACM SIGAda Ada Letters, 2005
- Priority inheritance protocols: an approach to real-time synchronizationInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 1990
- LUSTRE: a declarative language for real-time programmingPublished by Association for Computing Machinery (ACM) ,1987